File tree 2 files changed +6
-6
lines changed
2 files changed +6
-6
lines changed Original file line number Diff line number Diff line change 1- ### readme for "benchmark_projects" directory
2- ### published as part of https://github.com/pConst/basic_verilog
3- ### Konstantin Pavlov, pavlovconst@gmail.com
1+ // readme for "benchmark_projects" directory
2+ // published as part of https://github.com/pConst/basic_verilog
3+ // Konstantin Pavlov, pavlovconst@gmail.com
44
55
66The directory contains single reference System Verilog codebase, compiled consistently for multiple FPGA platforms and vendors.
Original file line number Diff line number Diff line change 1- ### readme for "scripts_for_intel_hls" directory
2- ### published as part of https://github.com/pConst/basic_verilog
3- ### Konstantin Pavlov, pavlovconst@gmail.com
1+ // readme for "scripts_for_intel_hls" directory
2+ // published as part of https://github.com/pConst/basic_verilog
3+ // Konstantin Pavlov, pavlovconst@gmail.com
44
55
66The directory contains automation scripts to work with Intel HLS technology on Windows machines.
You can’t perform that action at this time.
0 commit comments