Correct types

Standardize data types, base times and registers internal representation

Add modules for input/output

• I/O hardware now are be loaded as module functions.
• Registers I,IW,Q and QW now have module.port values

Save and load

Add save and load program in JSON format

Network dimensions

• Every network have own grid dimensions

New logic

Complete logic revamp, including state and vertical bars